Async/Page/Burst CellularRAM™ Memory
MT45W1MW16BDGB

Features
- Single device supports asynchronous, page, and burst operations
- Random access time: 70ns
- VCC, VCCQ voltages:
  - 1.7–1.95V VCC
  - 1.7–3.6V VCCQ
- Page mode read access
  - Sixteen-word page size
  - Interpage read access: 70ns
  - Intrapage read access: 20ns
- Burst mode write access: continuous burst
- Burst mode read access:
  - 4, 8, or 16 words, or continuous burst
  - MAX clock rate: 104 MHz (tCLK = 9.62ns)
  - Burst initial latency: 39ns (4 clocks) @ 104 MHz
  - 4ACLK: 7ns @ 104 MHz
- Low power consumption
  - Asynchronous read: <20mA
  - Intrapage read: <15mA
  - Intrapage read initial access, burst read:
    - (39ns [4 clocks] @ 104 MHz) < 35mA
  - Continuous burst read: <28mA
  - Standby: 70μA
  - Deep power-down: <10μA (TYP @ 25°C)
- Low-power features
  - Temperature-compensated refresh (TCR)
  - On-chip temperature sensor
  - Partial-array refresh (PAR)
  - Deep power-down (DPD) mode

Options (continued)
- Configuration
  - 1 Meg x 16
  - 54-ball VFBGA (“green”)
- Package
  - Access time
    - 70ns access
  - Frequency
    - 80 MHz
    - 104 MHz

Figure 1: 54-Ball VFBGA

Options Designator
- Configuration
  - 1 Meg x 16
  - MT45W1MW16BD
- Package
  - 54-ball VFBGA (“green”)
  - GB
- Access time
  - 70ns access
  - -70
- Frequency
  - 80 MHz
  - 104 MHz
  - 8
  - 1

Part Number Example:
MT45W1MW16BDGB-701WT

Notes: 1. 3.6V I/O and -30°C exceed the CellularRAM Workgroup 1.0 specifications.
2. Contact factory.
# Table of Contents

- Features ................................................................. 1
- General Description .................................................. 5
- Functional Block Diagrams ........................................... 6
- Ball Descriptions ..................................................... 7
- Bus Operations ......................................................... 8
- Part Numbering Information ......................................... 9
  - Valid Part Number Combinations .................................. 9
  - Device Marking ..................................................... 9
- Functional Description ................................................ 10
  - Power-Up Initialization ............................................. 10
- Bus Operating Modes ................................................ 10
  - Asynchronous Mode ................................................ 10
  - Page Mode READ Operation ....................................... 11
  - Burst Mode Operation .............................................. 12
  - Mixed-Mode Operation ............................................. 15
- WAIT Operation ........................................................ 15
  - LB#/UB# Operation ................................................ 15
- Low-Power Operation ................................................ 18
  - Standby Mode Operation ........................................... 18
  - Temperature-Compensated Refresh ................................. 18
  - Partial-Array Refresh .............................................. 18
  - Deep Power-Down Operation ...................................... 18
- Configuration Registers ............................................. 19
  - Access Using CRE ................................................ 19
  - Software Access .................................................. 21
- Bus Configuration Register ......................................... 23
  - Burst Length (BCR[2:0]) Default = Continuous Burst ....... 24
  - Burst Wrap (BCR[3]) Default = Burst No Wrap (Within Burst Length) 24
  - Output Impedance (BCR[5]) Default = Outputs Use Full Drive Strength ................................................................................. 25
  - WAIT Configuration (BCR[8]) Default = WAIT Transitions One Clock Before Data Valid/Invalid ............................................. 25
  - WAIT Polarity (BCR[10]) Default = WAIT Active HIGH ........... 25
  - Latency Counter (BCR[13:11]) Default = Three-Clock Latency .............. 26
  - Operating Mode (BCR[15]) Default = Asynchronous Operation ...... 26
- Refresh Configuration Register ...................................... 27
  - Partial-Array Refresh (RCR[2:0]) Default = Full Array Refresh ............................................................................. 27
  - Deep Power-Down (RCR[4]) Default = DPD Disabled .............. 28
  - Temperature-Compensated Refresh (RCR[6:5]) Default = On-Chip Temperature Sensor ................................................... 28
  - Page Mode Operation (RCR[7]) Default = Disabled ............... 28
- Electrical Characteristics ............................................. 29
  - Maximum and Typical Standby Currents ......................... 31
- Timing Requirements ................................................... 33
- Timing Diagrams ........................................................ 37
- Package Dimensions .................................................... 57
- Revision History ......................................................... 58
List of Figures

Figure 1: 54-Ball VFBGA ....................................................... 1
Figure 2: Functional Block Diagram – 1 Meg x 16 .......................... 6
Figure 3: Part Number Chart ................................................ 9
Figure 4: Power-Up Initialization Timing .................................. 10
Figure 5: READ Operation (ADV = LOW) ............................... 11
Figure 6: WRITE Operation (ADV = LOW) ............................... 11
Figure 7: Page Mode READ Operation (ADV = LOW) ................... 12
Figure 8: Burst Mode READ (4-word Burst) ............................... 13
Figure 9: Burst Mode WRITE (4-word Burst) ............................... 14
Figure 10: Wired-OR WAIT Configuration ................................. 15
Figure 11: Refresh Collision During READ Operation ..................... 16
Figure 12: Refresh Collision During WRITE Operation .................... 17
Figure 13: Configuration Register WRITE in Asynchronous Mode Followed by READ ARRAY Operation .................... 19
Figure 14: Configuration Register WRITE in Synchronous Mode Followed by READ ARRAY Operation .................... 20
Figure 15: Load Configuration Register ..................................... 21
Figure 16: Read Configuration Register ..................................... 22
Figure 17: Bus Configuration Register Definition ............................ 23
Figure 18: WAIT Configuration (BCR[8] = 0) ............................... 25
Figure 19: WAIT Configuration (BCR[8] = 1) ............................... 25
Figure 20: WAIT Configuration During Burst Operation .................. 26
Figure 21: Latency Counter ................................................... 26
Figure 22: Refresh Configuration Register Mapping ........................ 27
Figure 23: Typical Refresh Current vs. Temperature (ITCR) ............... 31
Figure 24: AC Input/Output Reference Waveform ........................... 32
Figure 25: Output Load Circuit .............................................. 32
Figure 26: Initialization Period ............................................... 36
Figure 27: Asynchronous READ ............................................. 37
Figure 28: Asynchronous READ Using ADV# ............................... 38
Figure 29: Page Mode READ .................................................. 39
Figure 30: Single-Access Burst READ Operation ............................ 40
Figure 31: 4-Word Burst READ Operation ................................... 41
Figure 32: READ Burst Suspend .............................................. 42
Figure 33: Continuous Burst READ Showing an Output Delay with BCR[8] = 0 for End-of-Row Condition ............................ 43
Figure 34: CE#-Controlled Asynchronous WRITE .......................... 44
Figure 35: LB#/UB#-Controlled Asynchronous WRITE ..................... 45
Figure 36: WE#-Controlled Asynchronous WRITE .......................... 46
Figure 37: Asynchronous WRITE Using ADV# ................................ 47
Figure 38: Burst WRITE Operation ............................................ 48
Figure 39: Continuous Burst WRITE Showing an Output Delay with BCR[8] = 0 for End-of-Row Condition .................... 49
Figure 40: Burst WRITE Followed by Burst READ ........................... 50
Figure 41: Asynchronous WRITE Followed by Burst READ ................. 51
Figure 42: Asynchronous WRITE Followed by Burst READ – ADV# LOW ............................................. 52
Figure 43: Burst READ Followed by Asynchronous WRITE (WE#-Controlled) ........................................ 53
Figure 44: Burst READ Followed by Asynchronous WRITE Using ADV# ........................................ 54
Figure 45: Asynchronous WRITE Followed by Asynchronous READ – ADV# LOW ........................................ 55
Figure 46: Asynchronous WRITE Followed by Asynchronous READ ........ 56
Figure 47: 54-Ball VFBGA .................................................... 57
List of Tables

Table 1: VFBGA Ball Descriptions ......................................................... 7
Table 2: Bus Operations – Asynchronous Mode ...................................... 8
Table 3: Bus Operations – Burst Mode .................................................. 8
Table 4: Sequence and Burst Length ..................................................... 24
Table 5: Latency Configuration ............................................................ 26
Table 6: 16Mb Address Patterns for PAR (RCR[4] = 1) ......................... 28
Table 7: Absolute Maximum Ratings ................................................... 29
Table 8: Electrical Characteristics and Operating Conditions .................. 30
Table 9: Maximum Standby Currents for Applying PAR and TCR Settings . 31
Table 10: Deep Power-Down Specifications ......................................... 32
Table 11: Capacitance ........................................................................... 32
Table 12: Asynchronous READ Cycle Timing Requirements .................. 33
Table 13: Burst READ Cycle Timing Requirements ................................. 34
Table 14: Asynchronous WRITE Cycle Timing Requirements ................... 35
Table 15: Burst WRITE Cycle Timing Requirements ............................... 36
Table 16: Initialization Timing Parameters ............................................. 36
Micron® CellularRAM™ is a high-speed, CMOS PSRAM memory device developed for low-power, portable applications. The MT45W1MW16BDGB is a 16Mb DRAM core device organized as 1 Meg x 16 bits. This device includes an industry-standard burst mode Flash interface that dramatically increases read/write bandwidth compared with other low-power SRAM or Pseudo SRAM offerings.

For seamless operation on a burst Flash bus, CellularRAM products incorporate a transparent self-refresh mechanism. The hidden refresh requires no additional support from the system memory controller and has no significant impact on device read/write performance.

Two user-accessible control registers define device operation. The bus configuration register (BCR) defines how the CellularRAM device interacts with the system memory bus and is nearly identical to its counterpart on burst mode Flash devices. The refresh configuration register (RCR) is used to control how refresh is performed on the DRAM array. These registers are automatically loaded with default settings during power-up and can be updated anytime during normal operation.

Special attention has been focused on standby current consumption during self refresh. CellularRAM products include three system-accessible mechanisms to minimize standby current. Partial-array refresh (PAR) limits refresh to only that part of the DRAM array that contains essential data. Temperature-compensated refresh (TCR) uses an on-chip sensor to adjust the refresh rate to match the device temperature. The refresh rate decreases at lower temperatures to minimize current consumption during standby. TCR can also be set by the system for maximum device temperatures of +85°C, +45°C, and +15°C. Deep power-down (DPD) halts the REFRESH operation altogether and is used when no vital information is stored in the device. These three refresh mechanisms are accessed through the RCR.
Functional Block Diagrams

Figure 2: Functional Block Diagram – 1 Meg x 16

Note: Functional block diagrams illustrate simplified device operation. See truth table, ball descriptions, and timing diagrams for detailed information.
### Ball Descriptions

**Table 1: VFBGA Ball Descriptions**

<table>
<thead>
<tr>
<th>VFBGA Assignment</th>
<th>Symbol</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>G2, H1, D3, E4, F4, F3, G4, G3, H5, H4, H3, H2, D4, C4, C3, B4, B3, A5, A4, A3</td>
<td>A[19:0]</td>
<td>Input</td>
<td>Address inputs: Inputs for addresses during READ and WRITE operations. Addresses are internally latched during READ and WRITE cycles. The address lines are also used to define the value to be loaded into the bus configuration register or the refresh configuration register.</td>
</tr>
<tr>
<td>J2</td>
<td>CLK</td>
<td>Input</td>
<td>Clock: Synchronizes the memory to the system operating frequency during synchronous operations. When configured for synchronous operation, the address is latched on the first rising CLK edge when ADV# is active. CLK is static LOW or HIGH during asynchronous access READ and WRITE operations and during PAGE READ ACCESS operations.</td>
</tr>
<tr>
<td>J3</td>
<td>ADV#</td>
<td>Input</td>
<td>Address valid: Indicates that a valid address is present on the address inputs. Addresses can be latched on the rising edge of ADV# during asynchronous READ and WRITE operations. ADV# can be held LOW during asynchronous READ and WRITE operations.</td>
</tr>
<tr>
<td>A6</td>
<td>CRE</td>
<td>Input</td>
<td>Configuration register enable: When CRE is HIGH, WRITE operations load the refresh configuration register or bus configuration register.</td>
</tr>
<tr>
<td>B5</td>
<td>CE#</td>
<td>Input</td>
<td>Chip enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby or deep power-down mode.</td>
</tr>
<tr>
<td>A2</td>
<td>OE#</td>
<td>Input</td>
<td>Output enable: Enables the output buffers when LOW. When OE# is HIGH, the output buffers are disabled.</td>
</tr>
<tr>
<td>G5</td>
<td>WE#</td>
<td>Input</td>
<td>Write enable: Determines if a given cycle is a WRITE cycle. If WE# is LOW, the cycle is a WRITE to either a configuration register or to the memory array.</td>
</tr>
<tr>
<td>A1</td>
<td>LB#</td>
<td>Input</td>
<td>Lower byte enable: DQ[7:0].</td>
</tr>
<tr>
<td>B2</td>
<td>UB#</td>
<td>Input</td>
<td>Upper byte enable: DQ[15:8].</td>
</tr>
<tr>
<td>G1, F1, F2, E2, D2, C2, C1, B1, G6, F6, F5, E5, D5, C6, C5, B6</td>
<td>DQ[15:0]</td>
<td>Input/Output</td>
<td>Data inputs/outputs.</td>
</tr>
<tr>
<td>J1</td>
<td>WAIT</td>
<td>Output</td>
<td>Wait: Provides data-valid feedback during burst READ and WRITE operations. The signal is gated by CE#. WAIT is used to arbitrate collisions between REFRESH and READ/WRITE operations. WAIT is asserted when a burst crosses a row boundary. WAIT is also used to mask the delay associated with opening a new internal page. WAIT is asserted and should be ignored during asynchronous and page mode operations. WAIT is HIGH-Z when CE# is HIGH.</td>
</tr>
<tr>
<td>E3, H6, J4, J5, J6</td>
<td>NC</td>
<td>–</td>
<td>Not internally connected.</td>
</tr>
<tr>
<td>D6</td>
<td>Vcc</td>
<td>Supply</td>
<td>Device power supply (1.7–1.95V): Power supply for device core operation.</td>
</tr>
<tr>
<td>E1</td>
<td>VccQ</td>
<td>Supply</td>
<td>I/O power supply (1.7–3.6V): Power supply for input/output buffers.</td>
</tr>
<tr>
<td>E6</td>
<td>Vss</td>
<td>Supply</td>
<td>Vss must be connected to ground.</td>
</tr>
<tr>
<td>D1</td>
<td>VssQ</td>
<td>Supply</td>
<td>VssQ must be connected to ground.</td>
</tr>
</tbody>
</table>

**Note:** The CLK and ADV# inputs can be tied to Vss if the device is always operating in asynchronous or page mode. WAIT will be asserted but should be ignored during asynchronous and page mode operations.
Bus Operations

Table 2: Bus Operations – Asynchronous Mode

<table>
<thead>
<tr>
<th>Mode</th>
<th>Power</th>
<th>CLK¹</th>
<th>ADV#</th>
<th>CE#</th>
<th>OE#</th>
<th>WE#</th>
<th>CRE</th>
<th>LB#/ UB#</th>
<th>WAIT²</th>
<th>DQ[15:0]³</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read</td>
<td>Active</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Low-Z</td>
<td>Data-Out</td>
<td>4</td>
</tr>
<tr>
<td>Write</td>
<td>Active</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>X</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Low-Z</td>
<td>Data-In</td>
<td>4</td>
</tr>
<tr>
<td>Standby</td>
<td>Standby</td>
<td>L</td>
<td>X</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>High-Z</td>
<td>High-Z</td>
<td>5, 6</td>
</tr>
<tr>
<td>No operation</td>
<td>Idle</td>
<td>L</td>
<td>X</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>Low-Z</td>
<td>X</td>
<td>4, 6</td>
</tr>
<tr>
<td>Configuration</td>
<td>Active</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>X</td>
<td>Low-Z</td>
<td>High-Z</td>
<td></td>
</tr>
<tr>
<td>Register</td>
<td>DPD</td>
<td>Deep</td>
<td>X</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>High-Z</td>
<td>High-Z</td>
<td>7</td>
</tr>
</tbody>
</table>

Table 3: Bus Operations – Burst Mode

<table>
<thead>
<tr>
<th>Mode</th>
<th>Power</th>
<th>CLK¹</th>
<th>ADV#</th>
<th>CE#</th>
<th>OE#</th>
<th>WE#</th>
<th>CRE</th>
<th>LB#/ UB#</th>
<th>WAIT²</th>
<th>DQ[15:0]³</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Async read</td>
<td>Active</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>Low-Z</td>
<td>Data-Out</td>
<td>4</td>
</tr>
<tr>
<td>Async write</td>
<td>Active</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>X</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Low-Z</td>
<td>Data-In</td>
<td>4</td>
</tr>
<tr>
<td>Standby</td>
<td>Standby</td>
<td>L</td>
<td>X</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>High-Z</td>
<td>High-Z</td>
<td>5, 6</td>
</tr>
<tr>
<td>No operation</td>
<td>Idle</td>
<td>L</td>
<td>X</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>Low-Z</td>
<td>X</td>
<td>4, 6</td>
</tr>
<tr>
<td>Initial burst</td>
<td>Active</td>
<td>L</td>
<td>L</td>
<td>X</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Low-Z</td>
<td>X</td>
<td>4, 8</td>
</tr>
<tr>
<td>read</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Initial burst</td>
<td>Active</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>X</td>
<td>Low-Z</td>
<td>X</td>
<td>4, 8</td>
</tr>
<tr>
<td>write</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Burst continue</td>
<td>Active</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>L</td>
<td>Low-Z</td>
<td>Data-In or Data-Out</td>
<td>4, 8</td>
</tr>
<tr>
<td>Burst suspend</td>
<td>Active</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>H</td>
<td>X</td>
<td>L</td>
<td>X</td>
<td>Low-Z</td>
<td>High-Z</td>
<td>4, 8</td>
</tr>
<tr>
<td>Configuration</td>
<td>Active</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>X</td>
<td>Low-Z</td>
<td>High-Z</td>
<td>8</td>
</tr>
<tr>
<td>register</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DPD</td>
<td>Deep</td>
<td>L</td>
<td>X</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>High-Z</td>
<td>High-Z</td>
<td>7</td>
</tr>
</tbody>
</table>

Notes:
1. CLK must be LOW during async read and async write modes, and to achieve standby power during standby and DPD modes. CLK must be static (HIGH or LOW) during burst suspend.
2. The WAIT polarity is configured through the bus configuration register (BCR[10]).
3. When LB# and UB# are in select mode (LOW), DQ[15:0] are affected. When only LB# is in select mode, DQ[7:0] are affected. When only UB# is in the select mode, DQ[15:8] are affected.
4. The device will consume active power in this mode whenever addresses are changed.
5. When the device is in standby mode, address inputs and data inputs/outputs are internally isolated from any external influence.
6. VIN = VccQ or 0V; all device balls must be static (unswitched) in order to achieve standby current.
7. DPD is maintained until RCR is reconfigured.
8. Burst mode operation is initialized through the bus configuration register (BCR[15]).
# Part Numbering Information

Micron CellularRAM devices are available in several different configurations and densities (see Figure 3).

**Figure 3: Part Number Chart**

<table>
<thead>
<tr>
<th>MT</th>
<th>45</th>
<th>W</th>
<th>1M</th>
<th>W</th>
<th>16</th>
<th>BD</th>
<th>GB</th>
<th>-70</th>
<th>8</th>
<th>WT</th>
<th>ES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Micron Technology</td>
<td>Product Family</td>
<td>Operating Core Voltage</td>
<td>Address Locations</td>
<td>Operating Voltage</td>
<td>Bus Configuration</td>
<td>READ/WRITE Operation Mode</td>
<td>Package Codes</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>45 = PSRAM/CellularRAM Memory</td>
<td>W = 1.7–1.95V</td>
<td>M = Megabits</td>
<td>W = 1.7–3.6V (see Note 1)</td>
<td>16 = x16</td>
<td>BD = Asynchronous/Page/Burst</td>
<td>GB = VFBGA “green” (6 x 9 grid, 0.75mm pitch, 6.0mm x 8.0mm x 1.0mm) 54-ball</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Notes:** 1. 3.6V I/O and –30°C exceed the CellularRAM Workgroup 1.0 specifications.

## Valid Part Number Combinations

After building the part number from the part numbering chart above, visit to the Micron Part Marking Decoder Web site at [www.micron.com/partsearch](http://www.micron.com/partsearch) to verify that the part number is offered and valid. If the device required is not on this list, contact the factory.

## Device Marking

Due to the size of the package, the Micron standard part number is not printed on the top of the device. Instead, an abbreviated device mark comprised of a five-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at [www.micron.com/partsearch](http://www.micron.com/partsearch). To view the location of the abbreviated mark on the device, refer to customer service note, CSN-11, “Product Mark/Label” at [www.micron.com/csn](http://www.micron.com/csn).
Functional Description

In general, the MT45W1MW16BDGB devices are high-density alternatives to SRAM and Pseudo SRAM products, popular in low-power, portable applications.

The MT45W1MW16BDGB contains a 16,777,216-bit DRAM core organized as 1,048,576 addresses by 16 bits. This device implements the same high-speed bus interface found on burst mode Flash products.

The CellularRAM bus interface supports both asynchronous and burst mode transfers. Page mode accesses are also included as a bandwidth-enhancing extension to the asynchronous read protocol.

Power-Up Initialization

CellularRAM products include an on-chip voltage sensor used to launch the power-up initialization process. Initialization will configure the BCR and the RCR with their default settings (see Figure 17 on page 23 and Figure 22 on page 27). $V_{CC}$ and $V_{CCQ}$ must be applied simultaneously. When they reach a stable level at or above 1.7V, the device will require 150$\mu$s to complete its self-initialization process. During the initialization period, CE# should remain HIGH. When initialization is complete, the device is ready for normal operation.

![Power-Up Initialization Timing](image)

Bus Operating Modes

The MT45W1MW16BDGB CellularRAM products incorporate a burst mode interface found on Flash products targeting low-power, wireless applications. This bus interface supports asynchronous, page mode, and burst mode read and write transfers. The specific interface supported is defined by the value loaded into the bus configuration register. Page mode is controlled by the refresh configuration register (RCR[7]).

Asynchronous Mode

CellularRAM products power up in the asynchronous operating mode. This mode uses the industry-standard SRAM control bus (CE#, OE#, WE#, LB#/UB#). READ operations (Figure 5) are initiated by bringing CE#, OE#, and LB#/UB# LOW while keeping WE# HIGH. Valid data will be driven out of the I/Os after the specified access time has elapsed. WRITE operations (Figure 6 on page 11) occur when CE#, WE#, and LB#/UB# are driven LOW. During asynchronous WRITE operations, the OE# level is a “Don’t Care,” and WE# will override OE#. The data to be written is latched on the rising edge of CE#, WE#, or LB#/UB# (whichever occurs first). Asynchronous operations (page mode disabled) can either use the ADV input to latch the address, or ADV can be driven LOW during the entire READ/WRITE operation.

During asynchronous operation, the CLK input must be held static LOW or HIGH. WAIT will be driven while the device is enabled and its state should be ignored. WE# LOW time must be limited to $4\cdot t_{CEM}$.
**Page Mode READ Operation**

Page mode is a performance-enhancing extension to the legacy asynchronous READ operation. In page-mode-capable products, an initial asynchronous read access is performed, then adjacent addresses can be read quickly by simply changing the low-order address. Addresses A[3:0] are used to determine the members of the 16-address CellularRAM page. Any change in addresses A[4] or higher will initiate a new tAA access time. Figure 7 shows the timing for a page mode access. Page mode takes advantage of the fact that adjacent addresses can be read in a shorter period of time than random addresses. WRITE operations do not include comparable page mode functionality.

During asynchronous page mode operation, the CLK input must be held static LOW or HIGH. CE# must be driven HIGH upon completion of a page mode access. WAIT will be driven while the device is enabled and its state should be ignored. Page mode is enabled by setting RCR[7] to HIGH. ADV must be driven LOW during all page mode read accesses.

---

Figure 5: READ Operation (ADV = LOW)

![Figure 5: READ Operation (ADV = LOW)](image)

Note: ADV must remain LOW for page mode operation.

Figure 6: WRITE Operation (ADV = LOW)

![Figure 6: WRITE Operation (ADV = LOW)](image)

Page mode is a performance-enhancing extension to the legacy asynchronous READ operation. In page-mode-capable products, an initial asynchronous read access is performed, then adjacent addresses can be read quickly by simply changing the low-order address. Addresses A[3:0] are used to determine the members of the 16-address CellularRAM page. Any change in addresses A[4] or higher will initiate a new tAA access time. Figure 7 shows the timing for a page mode access. Page mode takes advantage of the fact that adjacent addresses can be read in a shorter period of time than random addresses. WRITE operations do not include comparable page mode functionality.

During asynchronous page mode operation, the CLK input must be held static LOW or HIGH. CE# must be driven HIGH upon completion of a page mode access. WAIT will be driven while the device is enabled and its state should be ignored. Page mode is enabled by setting RCR[7] to HIGH. ADV must be driven LOW during all page mode read accesses.
The CE# LOW time is limited by refresh considerations. CE# must not stay LOW longer than \( t_{CEM} \).

**Figure 7: Page Mode READ Operation (ADV = LOW)**

![Page Mode READ Operation Diagram](image)

**Burst Mode Operation**

Burst mode operations enable high-speed synchronous READ and WRITE operations. Burst operations consist of a multi-clock sequence that must be performed in an ordered fashion. After CE# goes LOW, the address to access is latched on the next rising edge of CLK that ADV# is LOW. During this first clock rising edge, WE# indicates whether the operation is going to be a READ (WE# = HIGH, Figure 8 on page 13) or WRITE (WE# = LOW, Figure 9 on page 14).

The size of a burst can be specified in the BCR as either fixed-length or continuous. Fixed-length bursts consist of four, eight, or sixteen words. Continuous bursts have the ability to start at a specified address and burst through the entire memory. The latency count stored in the BCR defines the number of clock cycles that elapse before the initial data value is transferred between the processor and CellularRAM device.

The WAIT output will be asserted as soon as CE# goes LOW and will be de-asserted to indicate when data is to be transferred into (or out of) the memory. WAIT will again be asserted if the burst crosses the boundary between 128-word rows. Once the CellularRAM device has restored the previous row's data and accessed the next row, WAIT will be de-asserted and the burst can continue (see Figure 33 on page 43).

The processor can access other devices without incurring the timing penalty of the initial latency for a new burst by suspending burst mode. Bursts are suspended by stopping CLK. CLK can be stopped HIGH or LOW. If another device will use the data bus while the burst is suspended, OE# should be taken HIGH to disable the CellularRAM outputs; otherwise, OE# can remain LOW. Note that the WAIT output will continue to be active, and as a result no other devices should directly share the WAIT connection to the controller. To continue the burst sequence, OE# is taken LOW, then CLK is restarted after valid data is available on the bus.
The CE# LOW time is limited by refresh considerations. CE# must not stay LOW longer than \( t_{CEM} \) unless row boundaries are crossed at least every \( t_{CEM} \). If a burst suspension will cause CE# to remain LOW for longer than \( t_{CEM} \), CE# should be taken HIGH and the burst restarted with a new CE# LOW/ADV# LOW cycle.

**Figure 8: Burst Mode READ (4-word Burst)**

Note: Non-default BCR settings: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
Figure 9: Burst Mode WRITE (4-word Burst)

Non-default BCR settings: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
Mixed-Mode Operation

The device can support a combination of synchronous READ and asynchronous WRITE operations when the BCR is configured for synchronous operation. The asynchronous WRITE operation requires that the clock (CLK) be held static LOW or HIGH during the entire sequence. The ADV# signal can be used to latch the target address, or it can remain LOW during the entire WRITE operation. CE# must return HIGH when transitioning between mixed-mode operations. Note that the tCKA period is the same as a READ or WRITE cycle. This time is required to ensure adequate refresh. Mixed-mode operation facilitates a seamless interface to legacy burst mode Flash memory controllers. See Figure 41 on page 51.

WAIT Operation

The WAIT output on a CellularRAM device is typically connected to a shared, system-level WAIT signal (see Figure 10). The shared WAIT signal is used by the processor to coordinate transactions with multiple memories on the synchronous bus.

Figure 10: Wired-OR WAIT Configuration

Once a READ or WRITE operation has been initiated, WAIT goes active to indicate that the CellularRAM device requires additional time before data can be transferred. For READ operations, WAIT will remain active until valid data is output from the device. For WRITE operations, WAIT will indicate to the memory controller when data will be accepted into the CellularRAM device. When WAIT transitions to an inactive state, the data burst will progress on successive clock edges.

During a Burst cycle, CE# must remain asserted until the first data is valid. Bringing CE# HIGH during this initial latency may cause data corruption.

The WAIT output also performs an arbitration role when a READ or WRITE operation is launched while an on-chip refresh is in progress. If a collision occurs, WAIT is asserted for additional clock cycles until the refresh has completed (see Figures 11 and 12 on page 17). When the refresh operation has completed, the READ or WRITE operation will continue normally.

WAIT is also asserted when a continuous READ or WRITE burst crosses a row boundary. The WAIT assertion allows time for the new row to be accessed and permits any pending refresh operations to be performed.

LB#/UB# Operation

The LB# enable and UB# enable signals support byte-wide data transfers. During READ operations, the enabled byte(s) are driven onto the DQ. The DQ associated with a disabled byte are put into a High-Z state during a READ operation. During WRITE opera-
tions, any disabled bytes will not be transferred to the RAM array and the internal value will remain unchanged. During an asynchronous WRITE cycle, the data to be written is latched on the rising edge of CE#, WE#, LB#, or UB#, whichever occurs first.

When both the LB# and UB# are disabled (HIGH) during an operation, the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, it remains in an active mode as long as CE# remains LOW.

Figure 11: Refresh Collision During READ Operation

Note: Non-default BCR settings: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
Figure 12: Refresh Collision During WRITE Operation

Note: Non-default BCR settings: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
Low-Power Operation

Standby Mode Operation

During standby, the device current consumption is reduced to the level necessary to perform the DRAM refresh operation. Standby operation occurs when CE# is HIGH.

The device will enter a reduced power state upon completion of a READ or WRITE operation or when the address and control inputs remain static for an extended period of time. This mode will continue until a change occurs to the address or control inputs.

Temperature-Compensated Refresh

Temperature-compensated refresh (TCR) allows for adequate refresh at different temperatures. This CellularRAM device includes an on-chip temperature sensor. When the sensor is enabled, it continually adjusts the refresh rate according to the operating temperature. The on-chip sensor is enabled by default.

Three fixed refresh rates are also available, corresponding to temperature thresholds of +15°C, +45°C, and +85°C. The setting selected must be for a temperature higher than the case temperature of the CellularRAM device. If the case temperature is +35°C, the system can minimize self refresh current consumption by selecting the +45°C setting. The +15°C setting would result in inadequate refreshing and cause data corruption.

Partial-Array Refresh

Partial-array refresh (PAR) restricts refresh operation to a portion of the total memory array. This feature enables the device to reduce standby current by refreshing only that part of the memory array required by the host system. The refresh options are full array, one-half array, one-quarter array, one-eighth array, or none of the array. The mapping of these partitions can start at either the beginning or the end of the address map (see Table 6 on page 28). READ and WRITE operations to address ranges receiving refresh will not be affected. Data stored in addresses not receiving refresh will become corrupted. When re-enabling additional portions of the array, the new portions are available immediately upon writing to the RCR.

Deep Power-Down Operation

Deep power-down (DPD) operation disables all refresh-related activity. This mode is used if the system does not require the storage provided by the CellularRAM device. Any stored data will become corrupted when DPD is enabled. When refresh activity has been re-enabled by rewriting the RCR, the CellularRAM device will require 150µs to perform an initialization procedure before normal operations can resume. During this 150µs period, the current consumption will be higher than the specified standby levels, but considerably lower than the active current specification.

DPD cannot be enabled or disabled by writing to the RCR using the software access sequence; the RCR should be accessed using CRE instead.
Configuration Registers

Two user-accessible configuration registers define the device operation. The bus configuration register (BCR) defines how the CellularRAM interacts with the system memory bus and is nearly identical to its counterpart on burst mode Flash devices. The refresh configuration register (RCR) is used to control how refresh is performed on the DRAM array. These registers are automatically loaded with default settings during power-up and can be updated any time the devices are operating in a standby state.

Access Using CRE

The configuration registers are loaded using either a synchronous or an asynchronous WRITE operation when the configuration register enable (CRE) input is HIGH (see Figure 13 on page 19 and Figure 14 on page 20). When CRE is LOW, a READ or WRITE operation will access the memory array. The register values are placed on address pins A[19:0]. In an asynchronous WRITE, the values are latched into the configuration register on the rising edge of ADV#, CE#, or WE#, whichever occurs first; LB# and UB# are “Don’t Care.” Access using CRE is WRITE only. The BCR is accessed when A[19] is HIGH; the RCR is accessed when A[19] is LOW.

Figure 13: Configuration Register WRITE in Asynchronous Mode Followed by READ ARRAY Operation

Notes:
1. Non-default BCR settings for CR WRITE in synchronous mode followed by READ ARRAY operation: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
3. CE# must remain LOW to complete a burst-of-one WRITE. WAIT must be monitored—additional WAIT cycles caused by refresh collisions require a corresponding number of additional CE# LOW cycles.
Software Access

Software access of the configuration registers uses a sequence of asynchronous READ and asynchronous WRITE operations. The contents of the configuration registers can be read or modified using the software sequence.

The configuration registers are loaded using a four-step sequence consisting of two asynchronous READ operations followed by two asynchronous WRITE operations (see Figure 15). The read sequence is virtually identical except that an asynchronous READ is performed during the fourth operation (see Figure 16). Note that a third READ cycle of the highest address will cancel the access sequence until a different address is read.

The address used during all READ and WRITE operations is the highest address of the CellularRAM device being accessed (FFFFFFh for 16Mb); the content at this address is not changed by using this sequence.

The data value presented during the third operation (WRITE) in the sequence defines whether the BCR or the RCR is to be accessed. If the data is 0000h, the sequence will access the RCR; if the data is 0001h, the sequence will access the BCR. During the fourth operation, DQ[15:0] transfer data into or out of bits 15–0 of the configuration registers.

The use of the software sequence does not affect the ability to perform the standard (CRE-controlled) method of loading the configuration registers. However, the software nature of this access mechanism eliminates the need for the control register enable (CRE) pin. If the software mechanism is used, the CRE pin can simply be tied to Vss. The port line often used for CRE control purposes is no longer required.

Software access of the RCR should not be used to enter or exit DPD.

Figure 15: Load Configuration Register

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>READ (MAX)</th>
<th>READ (MAX)</th>
<th>WRITE (MAX)</th>
<th>WRITE (MAX)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CE#</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OE#</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WE#</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LB#/UB#</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA</td>
<td>XXXXh</td>
<td>XXXXh</td>
<td>CR VALUE IN</td>
<td>DON'T CARE</td>
</tr>
</tbody>
</table>

Note: If the data present when WE# falls is not 0000h or 0001h, it is possible that the maximum address will be overwritten.
Figure 16: Read Configuration Register

Note: If the data present when WE# falls is not 0000h or 0001h, it is possible that the maximum address will be overwritten.
Bus Configuration Register

The BCR defines how the CellularRAM device interacts with the system memory bus. Page mode operation is enabled by a bit contained in the RCR. Figure 17 describes the control bits in the BCR. At power-up, the BCR is set to 9D4Fh.

The BCR is accessed using CRE and A[19] HIGH or through the configuration register software sequence with DQ = 0001h on the third cycle.

Figure 17: Bus Configuration Register Definition

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>19</td>
<td>18–16</td>
<td>15</td>
<td>14</td>
<td>13/12/11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Register Select</td>
<td>Reserved</td>
<td>Operating Mode</td>
<td>Reserved</td>
<td>Latency Counter</td>
<td>WAIT Polarity</td>
<td>Reserved</td>
<td>WAIT Configuration (WC)</td>
<td>Reserved</td>
<td>Clock Configuration (CC)</td>
<td>Output Impedance</td>
<td>Reserved</td>
<td>Burst Wrap (BW)*</td>
<td>Burst length (BL)*</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

  - 0 0 0: Code 0 - Reserved
  - 0 0 1: Code 1 - Reserved
  - 0 1 0: Code 2
  - 0 1 1: Code 3 (Default)
  - 1 0 0: Code 4 - Reserved
  - 1 0 1: Code 5 - Reserved
  - 1 1 0: Code 6 - Reserved
  - 1 1 1: Code 7 - Reserved

- BCR[10] | WAIT Polarity
  - 0: Active LOW
  - 1: Active HIGH (default)

- BCR[8] | WAIT Configuration
  - 0: Asserted during delay
  - 1: Asserted one data cycle before delay (default)

  - 0: Synchronous burst access mode
  - 1: Asynchronous access mode (default)

- BCR[19] | Register Select
  - 0: Select RCR
  - 1: Select BCR

- BCR[3] | Burst Wrap (Note 1)
  - 0: Burst wraps within the burst length
  - 1: Burst no wrap (default)

- BCR[6] | Output Impedance
  - 0: Full Drive (default)
  - 1: 1/4 Drive

- BCR[5] | Clock Configuration
  - 0: Not supported
  - 1: Rising edge (default)

  - 0 0 1: 4 words
  - 0 1 0: 8 words
  - 0 1 1: 16 words
  - 1 1 1: Continuous burst (default)

Note: All burst WRITEs are continuous.
### Table 4: Sequence and Burst Length

<table>
<thead>
<tr>
<th>Burst Wrap (BCR[3])</th>
<th>Burst Address (Decimal)</th>
<th>4-Word Burst Length</th>
<th>8-Word Burst Length</th>
<th>16-Word Burst Length</th>
<th>Continuous Burst</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>0-1-2-3</td>
<td>0-1-2-3-4-5-6-7</td>
<td>0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15</td>
<td>0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-20-21-22-23-24-25-26-27-28-29-30-31-32</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1-2-3-4</td>
<td>1-2-3-4-5-6-7-8</td>
<td>1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18</td>
<td>1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-20-21-22-23-24-25-26-27-28-29-30-31-32</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>2-3-4-5</td>
<td>2-3-4-5-6-7-8-9</td>
<td>2-3-4-5-6-7-8-9-10-11-12-13-14-15-16-17</td>
<td>2-3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-20-21-22-23-24-25-26-27-28-29-30-31-32</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>3-4-5-6</td>
<td>3-4-5-6-7-8-9-10</td>
<td>3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18</td>
<td>3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-20-21-22-23-24-25-26-27-28-29-30-31-32</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>4-5-6-7</td>
<td>4-5-6-7-8-9-10-11</td>
<td>4-5-6-7-8-9-10-11-12-13-14-15-16-17-18-19</td>
<td>4-5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-20-21-22-23-24-25-26-27-28-29-30-31-32</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>5-6-7-8</td>
<td>5-6-7-8-9-10-11-12</td>
<td>5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-20</td>
<td>5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-20-21-22-23-24-25-26-27-28-29-30-31-32</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
</tbody>
</table>

**Burst Length (BCR[2:0]) Default = Continuous Burst**

- Burst lengths define the number of words the device outputs during a burst READ operation. The device supports a burst length of 4, 8, or 16 words. The device can also be set in continuous burst mode where data is output sequentially without regard to address boundaries; the internal address wraps to 000000h if the device is read past the last address. WRITE bursts are always performed using continuous burst mode.

**Burst Wrap (BCR[3]) Default = Burst No Wrap (Within Burst Length)**

- The burst wrap option determines if a 4-, 8-, or 16-word burst READ wraps within the burst length or steps through sequential addresses. If the wrap option is not enabled, the device outputs data from sequential addresses without regard to burst boundaries; the internal address wraps to 000000h if the device is read past the last address.
Output Impedance (BCR[5]) Default = Outputs Use Full Drive Strength

The output drive strength can be altered to adjust for different data bus loading scenarios. The reduced-strength option should be more than adequate in stacked chip (Flash + CellularRAM) environments when there is a dedicated memory bus. The reduced-drive-strength option is included to minimize noise generated on the data bus during READ operations. Normal output impedance should be selected when using a discrete CellularRAM device in a more heavily loaded data bus environment. Partial drive is approximately one-quarter full drive strength. Outputs are configured at full drive strength during testing.

WAIT Configuration (BCR[8]) Default = WAIT Transitions One Clock Before Data Valid/Invalid

The WAIT configuration bit is used to determine when WAIT transitions between the asserted and the de-asserted state with respect to valid data presented on the data bus. The memory controller will use the WAIT signal to coordinate data transfer during synchronous READ and WRITE operations. When BCR[8] = 0, data will be valid or invalid on the clock edge immediately after WAIT transitions to the de-asserted or asserted state, respectively (see Figures 18 and 20). When BCR[8] = 1, the WAIT signal transitions one clock period prior to the data bus going valid or invalid (see Figures 19 and 20).

WAIT Polarity (BCR[10]) Default = WAIT Active HIGH

The WAIT polarity bit indicates whether an asserted WAIT output should be HIGH or LOW. This bit will determine whether the WAIT signal requires a pull-up or pull-down resistor to maintain the de-asserted state.

Figure 18: WAIT Configuration (BCR[8] = 0)

Note: Data valid/invalid immediately after WAIT transitions (BCR[8] = 0). See Figure 20 on page 26.

Figure 19: WAIT Configuration (BCR[8] = 1)

Note: Valid/invalid data delayed for one clock after WAIT transitions (BCR[8] = 1). See Figure 20 on page 26.
Latency Counter (BCR[13:11]) Default = Three-Clock Latency

The latency counter bits determine how many clocks occur between the beginning of a READ or WRITE operation and the first data value transferred. Only latency code two (three clocks) or latency code three (four clocks) is allowed (see Table 5 and Figure 21).

Operating Mode (BCR[15]) Default = Asynchronous Operation

The operating mode bit selects either synchronous BURST operation or the default asynchronous mode of operation.

Table 5: Latency Configuration

<table>
<thead>
<tr>
<th>Latency Configuration Code</th>
<th>Max Input CLK Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>104 MHz</td>
</tr>
<tr>
<td>2 (3 clocks)</td>
<td>66 (15ns)</td>
</tr>
<tr>
<td>3 (4 clocks) – default</td>
<td>104 (9.62ns)</td>
</tr>
</tbody>
</table>

Figure 21: Latency Counter

Table 5 provides the maximum input clock frequencies for various latency configurations. The default configuration is 3 (4 clocks) for both 104 MHz and 80 MHz frequencies.
Refresh Configuration Register

The refresh configuration register (RCR) defines how the CellularRAM device performs its transparent self refresh. Altering the refresh parameters can dramatically reduce current consumption during standby mode. Page mode control is also embedded into the RCR. Figure 22 describes the control bits used in the RCR. At power-up, the RCR is set to 0010h.

The RCR is accessed using CRE and A[19] LOW; or through the configuration register software access sequence with DQ = 0000h on the third cycle (see “Configuration Registers” on page 19.)

Partial-Array Refresh (RCR[2:0]) Default = Full Array Refresh

The PAR bits restrict refresh operation to a portion of the total memory array. This feature allows the device to reduce standby current by refreshing only that part of the memory array required by the host system. The refresh options are full array, one-half array, one-quarter array, one-eighth array, or none of the array. The mapping of these partitions can start at either the beginning or the end of the address map (see Table 6 on page 28).

Figure 22:  Refresh Configuration Register Mapping
Table 6: 16Mb Address Patterns for PAR (RCR[4] = 1)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Full die</td>
<td>000000h–0000FFh</td>
<td>1 Meg x 16</td>
<td>16Mb</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>One-half of die</td>
<td>000000h–00007Fh</td>
<td>512K x 16</td>
<td>8Mb</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>One-quarter of die</td>
<td>000000h–00003Fh</td>
<td>256K x 16</td>
<td>4Mb</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>One-eighth of die</td>
<td>000000h–00001Fh</td>
<td>128K x 16</td>
<td>2Mb</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>None of die</td>
<td>0</td>
<td>0 Meg x 16</td>
<td>0Mb</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>One-half of die</td>
<td>800000h–00007Fh</td>
<td>512K x 16</td>
<td>8Mb</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>One-quarter of die</td>
<td>C0000h–0000FFh</td>
<td>256K x 16</td>
<td>4Mb</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>One-eighth of die</td>
<td>E0000h–0000FFh</td>
<td>128K x 16</td>
<td>2Mb</td>
</tr>
</tbody>
</table>

Deep Power-Down (RCR[4]) Default = DPD Disabled

The deep power-down bit enables and disables all refresh-related activity. This mode is used if the system does not require the storage provided by the CellularRAM device. Any stored data will become corrupted when DPD is enabled. When refresh activity has been re-enabled, the CellularRAM device will require 150µs to perform an initialization procedure before normal operations can resume.

Deep power-down is enabled when RCR[4] = 0, and remains enabled until RCR[4] is set to “1.” DPD should not be enabled or disabled with the software access sequence; instead, use CRE to access the RCR.

Temperature-Compensated Refresh (RCR[6:5]) Default = On-Chip Temperature Sensor

This CellularRAM device includes an on-chip temperature sensor that automatically adjusts the refresh rate according to the operating temperature. The on-chip TCR is enabled by clearing both of the TCR bits in the refresh configuration register (RCR[6:5] = 00b). Any other TCR setting enables a fixed refresh rate. When the on-chip temperature sensor is enabled, the device continually adjusts the refresh rate according to the operating temperature.

The TCR bits also allow for adequate fixed-rate refresh at three different temperature thresholds (+15°C, +45°C, and +85°C). The setting selected must be for a temperature higher than the case temperature of the CellularRAM device. If the case temperature is +35°C, the system can minimize self refresh current consumption by selecting the +45°C setting. The +15°C setting would result in inadequate refreshing and cause data corruption.

Page Mode Operation (RCR[7]) Default = Disabled

The page mode operation bit determines whether page mode is enabled for asynchronous READ operations. In the power-up default state, page mode is disabled.
Electrical Characteristics

Table 7: Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage to any ball except Vcc, VccQ relative to Vss</td>
<td>$-0.5 \text{V}$ to $(4.0 \text{V} \text{ or } VccQ + 0.3 \text{V}, \text{ whichever is less})$</td>
</tr>
<tr>
<td>Voltage on Vcc supply relative to Vss</td>
<td>$-0.2 \text{V}$ to $+2.45 \text{V}$</td>
</tr>
<tr>
<td>Voltage on VccQ supply relative to Vss</td>
<td>$-0.2 \text{V}$ to $+4.0 \text{V}$</td>
</tr>
<tr>
<td>Storage temperature (plastic)</td>
<td>$-55^\circ \text{C}$ to $+150^\circ \text{C}$</td>
</tr>
<tr>
<td>Operating temperature (case)</td>
<td></td>
</tr>
<tr>
<td>Wireless$^1$</td>
<td>$-30^\circ \text{C}$ to $+85^\circ \text{C}$</td>
</tr>
<tr>
<td>Industrial</td>
<td>$-40^\circ \text{C}$ to $+85^\circ \text{C}$</td>
</tr>
<tr>
<td>Soldering temperature and time 10 seconds (solder ball only)</td>
<td>$+260^\circ \text{C}$</td>
</tr>
</tbody>
</table>

Notes: 1. $-30^\circ \text{C}$ exceeds the CellularRAM Workgroup 1.0 specification of $-25^\circ \text{C}$.

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Table 8: Electrical Characteristics and Operating Conditions

Wireless temperature\(^{1}\) (−30°C < \(T_c\) < +85°C); Industrial temperature (−40°C < \(T_c\) < +85°C)

<table>
<thead>
<tr>
<th>Description</th>
<th>Conditions</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>Vcc</td>
<td>1.7</td>
<td>1.95</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I/O supply voltage</td>
<td>VccQ</td>
<td>1.7</td>
<td>3.6</td>
<td>V</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Input high voltage</td>
<td>(V_{IH})</td>
<td>1.4</td>
<td>VccQ + 0.2</td>
<td>V</td>
<td>2, 3</td>
<td></td>
</tr>
<tr>
<td>Input low voltage</td>
<td>(V_{IL})</td>
<td>−0.2</td>
<td>0.4</td>
<td>V</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Output high voltage</td>
<td>(I_{OH} = -0.2mA)</td>
<td>(V_{OH})</td>
<td>0.8 VccQ</td>
<td>V</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>Output low voltage</td>
<td>(I_{OL} = +0.2mA)</td>
<td>(V_{OL})</td>
<td>0.2 VccQ</td>
<td>V</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>Input leakage current</td>
<td>(V_{IN} = 0) to VccQ</td>
<td>(I_{LI})</td>
<td>1</td>
<td>(\mu)A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output leakage current</td>
<td>(OE# = V_{IH}) or Chip disabled</td>
<td>(I_{LO})</td>
<td>1</td>
<td>(\mu)A</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Operating Current

<table>
<thead>
<tr>
<th>Description</th>
<th>Conditions</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Asynchronous random READ/ WRITE</td>
<td>(V_{IN} = V_{CCQ}) or 0V Chip enabled, (I_{OUT} = 0)</td>
<td>(I_{CC1})</td>
<td>−70</td>
<td>20</td>
<td>mA</td>
<td>6</td>
</tr>
<tr>
<td>Asynchronous page READ</td>
<td>(I_{CC1P})</td>
<td>−70</td>
<td>15</td>
<td>mA</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>Initial access, burst READ/WRITE</td>
<td>(I_{CC2})</td>
<td>104 MHz</td>
<td>35</td>
<td>mA</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>Continuous burst READ</td>
<td>(I_{CC3R})</td>
<td>104 MHz</td>
<td>28</td>
<td>mA</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>Continuous burst WRITE</td>
<td>(I_{CC3W})</td>
<td>104 MHz</td>
<td>33</td>
<td>mA</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>Standby current</td>
<td>(I_{SB})</td>
<td>Standard</td>
<td>70</td>
<td>(\mu)A</td>
<td>7</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. −30°C and 3.6V I/O exceed the CellularRAM Workgroup 1.0 specifications.
2. Input signals may overshoot to \(V_{CCQ} + 1.0V\) for periods less than 2ns during transitions.
3. \(V_{IH}\) (MIN) value is not aligned with CellularRAM work group 1.0 specification of \(V_{CCQ} - 0.4V\).
4. Input signals may undershoot to \(V_{SS} - 1.0V\) for periods less than 2ns during transitions.
5. \(BCR[5] = 0b\).
6. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add the current required to drive output capacitance expected in the actual system.
7. \(I_{SB}\) (MAX) values measured with PAR set to FULL ARRAY and TCR set to +85°C. In order to achieve low standby current, all inputs must be driven to either \(V_{CCQ}\) or \(V_{SS}\). \(I_{SB}\) might be slightly higher for up to 500ms after power-up, after changes to the PAR array partition, or when entering standby mode.
Maximum and Typical Standby Currents

The following table and figure refer to the maximum and typical standby currents for the MT45W1MW16BDGB device. The typical values shown in Figure 23 are measured with the default on-chip temperature sensor control enabled. The maximum values shown in Table 9 are measured with the relevant TCR bits set in the configuration register.

Table 9: Maximum Standby Currents for Applying PAR and TCR Settings

<table>
<thead>
<tr>
<th>PAR</th>
<th>TCR</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>+15°C (RCR[6:5] = 10b)</td>
<td>µA</td>
</tr>
<tr>
<td>Full array</td>
<td>45</td>
<td></td>
</tr>
<tr>
<td>1/2 array</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td>1/4 array</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>1/8 array</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>0 array</td>
<td>35</td>
<td></td>
</tr>
<tr>
<td></td>
<td>+45°C (RCR[6:5] = 01b)</td>
<td>µA</td>
</tr>
<tr>
<td>Full array</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>1/2 array</td>
<td>55</td>
<td></td>
</tr>
<tr>
<td>1/4 array</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>1/8 array</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>0 array</td>
<td>45</td>
<td></td>
</tr>
<tr>
<td></td>
<td>+85°C (RCR[6:5] = 11b)</td>
<td>µA</td>
</tr>
<tr>
<td>Full array</td>
<td>70</td>
<td></td>
</tr>
<tr>
<td>1/2 array</td>
<td>65</td>
<td></td>
</tr>
<tr>
<td>1/4 array</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>1/8 array</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>0 array</td>
<td>55</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. For RCR[6:5] = 00b (default) refer to Figure 23, Typical Refresh Current vs. Temperature (ITCR) for typical values.
2. In order to achieve low standby current, all inputs must be driven to VccQ or Vss. ISB might be slightly higher for up to 500ms after power-up, after changes to the PAR array portion, or when entering standby mode.
3. TCR values for 85°C are 100 percent tested. TCR values for 15°C and 45°C are sampled only.
4. Typical ISB currents for each PAR setting with the appropriate TCR selected, or temperature sensor enabled.

Figure 23: Typical Refresh Current vs. Temperature (ITCR)

Note: Typical ISB currents for each PAR setting with the appropriate TCR selected, or temperature sensor enabled.
### Table 10: Deep Power-Down Specifications

<table>
<thead>
<tr>
<th>Description</th>
<th>Conditions</th>
<th>Symbol</th>
<th>Typ</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Deep power-down</td>
<td>$V_{IN} = V_{CCQ}$ or $0V$; $+25^\circ C$</td>
<td>lzz</td>
<td>10</td>
<td>$\mu A$</td>
</tr>
</tbody>
</table>

### Table 11: Capacitance

<table>
<thead>
<tr>
<th>Description</th>
<th>Conditions</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input capacitance</td>
<td>$T_C = +25^\circ C$; $f = 1$ MHz; $V_{IN} = 0V$</td>
<td>CIN</td>
<td>2.0</td>
<td>6.5</td>
<td>pF</td>
<td>1</td>
</tr>
<tr>
<td>Input/output capacitance (DQ)</td>
<td></td>
<td>CIO</td>
<td>3.0</td>
<td>6.5</td>
<td>pF</td>
<td>1</td>
</tr>
</tbody>
</table>

Notes: 1. These parameters are verified in device characterization and are not 100 percent tested.

### Figure 24: AC Input/Output Reference Waveform

- AC test inputs are driven at $V_{CCQ}$ for a logic 1 and $V_{SSQ}$ for a logic 0. Input rise and fall times (10% to 90%) $< 1.6$ns.
- Input timing begins at $V_{CC}/2$. Due to the possibility of a difference between $V_{CC}$ and $V_{CCQ}$, the input test point may not be shown to scale.
- Output timing ends at $V_{CCQ}/2$.

### Figure 25: Output Load Circuit

- All tests are performed with the outputs configured for full drive strength ($BCR[5] = 0b$).
Timing Requirements

Table 12: Asynchronous READ Cycle Timing Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>70ns</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address access time</td>
<td>tAA</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>ADV# access time</td>
<td>tAADV</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Page access time</td>
<td>tAPA</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Address hold from ADV# HIGH</td>
<td>tAVH</td>
<td>5</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Address setup to ADV# HIGH</td>
<td>tAVS</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>LB#/UB# access time</td>
<td>tBA</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>LB#/UB# disable to DQ High-Z output</td>
<td>tBHZ</td>
<td>8</td>
<td>ns</td>
<td>4</td>
</tr>
<tr>
<td>LB#/UB# enable to Low-Z output</td>
<td>tBLZ</td>
<td>10</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>Maximum CE# pulse width</td>
<td>tCEM</td>
<td>8</td>
<td>µs</td>
<td>2</td>
</tr>
<tr>
<td>CE# LOW to WAIT valid</td>
<td>tCEW</td>
<td>1</td>
<td>7.5</td>
<td>ns</td>
</tr>
<tr>
<td>Chip select access time</td>
<td>tCO</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CE# LOW to ADV# HIGH</td>
<td>tCVS</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Chip disable to DQ and WAIT High-Z output</td>
<td>tHZ</td>
<td>8</td>
<td>ns</td>
<td>4</td>
</tr>
<tr>
<td>Chip enable to Low-Z output</td>
<td>tLZ</td>
<td>10</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>Output enable to valid output</td>
<td>tOE</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Output hold from address change</td>
<td>tOH</td>
<td>5</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Output disable to DQ High-Z output</td>
<td>tOHZ</td>
<td>8</td>
<td>ns</td>
<td>4</td>
</tr>
<tr>
<td>Output enable to Low-Z output</td>
<td>tOLZ</td>
<td>3</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>Page cycle time</td>
<td>tPC</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>READ cycle time</td>
<td>tRC</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>ADV# pulse width LOW</td>
<td>tVP</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>ADV# pulse width HIGH</td>
<td>tVPH</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

Notes:  
1. All tests are performed with the outputs configured for full drive strength (BCR[5] = 0b).  
2. Low-Z to High-Z timings are tested with the circuit shown in Figure 25 on page 32. The High-Z timings measure a 100mV transition from either VOH or VOL toward VCCQ/2.  
3. High-Z to Low-Z timings are tested with the circuit shown in Figure 25 on page 32. The Low-Z timings measure a 100mV transition away from the High-Z (VCCQ/2) level toward either VOH or VOL.  
4. Page mode enabled only.
### Table 13: Burst READ Cycle Timing Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>104 MHz</th>
<th>80 MHz</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Burst to READ access time</td>
<td>tABA</td>
<td>35</td>
<td>46.5</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CLK to output delay</td>
<td>tACLK</td>
<td>7</td>
<td>9</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Burst OE# LOW to output delay</td>
<td>tBOE</td>
<td>20</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CE# HIGH between subsequent burst and</td>
<td>tCBPH</td>
<td>5</td>
<td>5</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>mixed-mode operations</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum CE# pulse width</td>
<td>tCEM</td>
<td>8</td>
<td>8</td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>CE# LOW to WAIT valid</td>
<td>tCEW</td>
<td>1</td>
<td>1</td>
<td>7.5</td>
<td>ns</td>
</tr>
<tr>
<td>CLK period</td>
<td>tCLK</td>
<td>9.62</td>
<td>12.5</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td>CE# setup time to active CLK edge</td>
<td>tCSP</td>
<td>3</td>
<td>20</td>
<td>4.5</td>
<td>20</td>
</tr>
<tr>
<td>Hold time from active CLK edge</td>
<td>tHD</td>
<td>2</td>
<td>2</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Chip disable to DQ and WAIT High-Z output</td>
<td>tHZ</td>
<td>8</td>
<td>8</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>CLK rise or fall time</td>
<td>tKHKL</td>
<td>1.6</td>
<td>1.8</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CLK to WAIT valid</td>
<td>tKHTL</td>
<td>7</td>
<td>9</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Output HOLD from CLK</td>
<td>tKOH</td>
<td>2</td>
<td>2</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CLK HIGH or LOW time</td>
<td>tKP</td>
<td>3</td>
<td>4</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Output disable to DQ High-Z output</td>
<td>tOHZ</td>
<td>3</td>
<td>3</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>Output enable to Low-Z output</td>
<td>tOLZ</td>
<td>3</td>
<td>3</td>
<td>ns</td>
<td>4</td>
</tr>
<tr>
<td>Setup time to active CLK edge</td>
<td>tSP</td>
<td>3</td>
<td>3</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. All tests are performed with the outputs configured for full drive strength (BCR[5] = 0b).
2. When configured for synchronous mode (BCR[15] = 0), a refresh opportunity must be provided every tCEM. A refresh opportunity is satisfied by either of the following two conditions: a) clocked CE# HIGH, or b) CE# HIGH for greater than 15ns.
3. Low-Z to High-Z timings are tested with the circuit shown in Figure 25 on page 32. The High-Z timings measure a 100mV transition from either VOH or VOL toward VCCQ/2.
4. High-Z to Low-Z timings are tested with the circuit shown in Figure 25 on page 32. The Low-Z timings measure a 100mV transition away from the High-Z (VccQ/2) level toward either VOH or VOL.
### Table 14: Asynchronous WRITE Cycle Timing Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>70ns</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address and ADV# LOW setup time</td>
<td>$^{1}\text{AS}$</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Address hold from ADV# going HIGH</td>
<td>$^{1}\text{AVH}$</td>
<td>5</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Address setup to ADV# going HIGH</td>
<td>$^{1}\text{AVS}$</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Address valid to end of WRITE</td>
<td>$^{1}\text{AW}$</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>LB#/UB# select to end of WRITE</td>
<td>$^{1}\text{BW}$</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CE# LOW to WAIT valid</td>
<td>$^{1}\text{CEW}$</td>
<td>1</td>
<td>7.5</td>
<td>ns</td>
</tr>
<tr>
<td>Async address-to-burst transition time</td>
<td>$^{1}\text{CKA}$</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CE# HIGH between subsequent asynchronous operations</td>
<td>$^{1}\text{CPH}$</td>
<td>5</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CE# LOW to ADV# HIGH</td>
<td>$^{1}\text{CVS}$</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Chip enable to end of WRITE</td>
<td>$^{1}\text{CW}$</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Data hold from WRITE time</td>
<td>$^{1}\text{DH}$</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Data WRITE setup time</td>
<td>$^{1}\text{DW}$</td>
<td>23</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Chip disable to WAIT High-Z output</td>
<td>$^{1}\text{HZ}$</td>
<td></td>
<td>8</td>
<td>ns</td>
</tr>
<tr>
<td>Chip enable to Low-Z output</td>
<td>$^{1}\text{LZ}$</td>
<td>10</td>
<td>ns</td>
<td>1</td>
</tr>
<tr>
<td>End WRITE to Low-Z output</td>
<td>$^{1}\text{OW}$</td>
<td>5</td>
<td>ns</td>
<td>1</td>
</tr>
<tr>
<td>ADV# pulse width</td>
<td>$^{1}\text{VP}$</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>ADV# pulse width HIGH</td>
<td>$^{1}\text{VPH}$</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>ADV# setup to End of WRITE</td>
<td>$^{1}\text{VS}$</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>WRITE cycle time</td>
<td>$^{1}\text{WC}$</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>WRITE to DQ High-Z output</td>
<td>$^{1}\text{WHZ}$</td>
<td></td>
<td>8</td>
<td>ns</td>
</tr>
<tr>
<td>WRITE pulse width</td>
<td>$^{1}\text{WP}$</td>
<td>46</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>WRITE pulse width HIGH</td>
<td>$^{1}\text{WPH}$</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>WRITE recovery time</td>
<td>$^{1}\text{WR}$</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:****

1. High-Z to Low-Z timings are tested with the circuit shown in Figure 25 on page 32. The Low-Z timings measure a 100mV transition away from the High-Z (VccQ/2) level toward either VOH or VOL.

2. Low-Z to High-Z timings are tested with the circuit shown in Figure 25 on page 32. The High-Z timings measure a 100mV transition from either VOH or VOL toward VccQ/2.

3. WE# LOW time must be limited to $^{1}\text{CEM}$ (8µs).
Table 15: Burst WRITE Cycle Timing Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>104 MHz</th>
<th>80 MHz</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>CE# HIGH between subsequent burst and mixed-mode operations</td>
<td>tCBPH</td>
<td>5</td>
<td>5</td>
<td>ns</td>
<td>1</td>
</tr>
<tr>
<td>Maximum CE# pulse width</td>
<td>tCEM</td>
<td>8</td>
<td>8</td>
<td>µs</td>
<td>1</td>
</tr>
<tr>
<td>CE# LOW to WAIT valid</td>
<td>tCEW</td>
<td>1</td>
<td>7.5</td>
<td>1</td>
<td>7.5</td>
</tr>
<tr>
<td>Clock period</td>
<td>tCLK</td>
<td>9.62</td>
<td>20</td>
<td>12.5</td>
<td>20</td>
</tr>
<tr>
<td>CE# setup to CLK active edge</td>
<td>tCSP</td>
<td>3</td>
<td>20</td>
<td>4.5</td>
<td>20</td>
</tr>
<tr>
<td>Hold time from active CLK edge</td>
<td>tHD</td>
<td>2</td>
<td>2</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Chip disable to WAIT High-Z output</td>
<td>tHZ</td>
<td>8</td>
<td>8</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CLK rise or fall time</td>
<td>tKHKL</td>
<td>1.6</td>
<td>1.8</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Clock to WAIT valid</td>
<td>tKHTL</td>
<td>7</td>
<td>9</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CLK HIGH or LOW time</td>
<td>tKP</td>
<td>3</td>
<td>4</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Setup time to active CLK edge</td>
<td>tSP</td>
<td>3</td>
<td>3</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

Notes: 1. When configured for synchronous mode (BCR[15] = 0), a refresh opportunity must be provided every tCEM. A refresh opportunity is satisfied by either of the following two conditions: a) clocked CE# HIGH, or b) CE# HIGH for greater than 15ns.

Figure 26: Initialization Period

![Diagram of initialization period](image)

Table 16: Initialization Timing Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>-70</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initialization period (required before normal operations)</td>
<td>tPU</td>
<td>150</td>
</tr>
</tbody>
</table>
Timing Diagrams

Figure 27: Asynchronous READ

- **A[19:0]**: Valid Address
- **ADV#**: High-Z
- **CE#**: High-Z
- **LB#/UB#**: High-Z
- **OE#**: High-Z
- **WE#**: High-Z
- **DQ[15:0]**: Valid Output
- **WAIT**: High-Z

Key Timing Parameters:
- **tRC**: Read Cycle Time
- **tAA**: Address Access Time
- **tHZ**: High-Z Time
- **tOHZ**: Open-Drain High-Z Time
- **tCEW**: Chip Enable Write Time
- **tBLZ**: Burst Last to Burst First Time
- **tLZ**: Burst Last to Burst First Time
- **DON'T CARE**: Unused signals
- **UNDEFINED**: Signals with undefined values
Figure 28: Asynchronous READ Using ADV#

![Timing Diagram of Asynchronous READ Using ADV#](image_url)
Figure 29: Page Mode READ

Timing Diagrams

- A[3:0] valid address
- ADV# valid address
- CE# valid address
- LB/#UB# valid address
- OE# valid address
- WE# valid address
- DQ[15:0] valid output
- WAIT valid output

タイミングダイアグラム

- A[3:0] 有効アドレス
- ADV# 有効アドレス
- CE# 有効アドレス
- LB/#UB# 有効アドレス
- OE# 有効アドレス
- WE# 有効アドレス
- DQ[15:0] 有効出力
- WAIT 有効出力
Notes:
1. Non-default BCR settings for single-access burst READ operation: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
Figure 31: 4-Word Burst READ Operation

Note: Non-default BCR settings for 4-word burst READ operation: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
Figure 32: READ Burst Suspend

Note: Non-default BCR settings for READ burst suspend: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
Figure 33: Continuous Burst READ Showing an Output Delay with BCR[8] = 0 for End-of-Row Condition

Notes:
1. Non-default BCR settings for continuous burst READ showing an output delay, BCR[8] = 0 for end-of-row condition: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
2. WAIT will be asserted a maximum of (2 × LC) cycles (BCR[8] = 0; WAIT asserted during delay). LC = latency code (BCR[13:11]).
3. CE# must not remain LOW longer than tCEM.
Figure 34: CE#-Controlled Asynchronous WRITE
Figure 35: LB#/UB#-Controlled Asynchronous WRITE
Figure 36: WE#-Controlled Asynchronous WRITE

Diagram showing timing diagrams for various signals including:
- A[19:0]
- ADV#
- CE#
- LB#/UB#
- OE#
- WE#
- DQ[15:0] IN
- DQ[15:0] OUT
- WAIT

Signals and timing notations such as:
- VIH
- VIL
- VOH
- VOL
- tWC
- tAW
- tWR
- tCW
- tBW
- tWP
- tAS
- tWHZ
- tCEW
- tHZ
- tDW
- tDH
- tLZ

Various timing phases and states are indicated, such as Valid Address, Valid Input, and high-Z states for outputs.
Figure 37: Asynchronous WRITE Using ADV#
Figure 38: Burst WRITE Operation

Note: Non-default BCR settings for burst WRITE operation: Latency code two (three clocks); WAIT active LOW; WAIT asserted.
Figure 39: Continuous Burst WRITE Showing an Output Delay with BCR[8] = 0 for End-of-Row Condition

Notes:
1. Non-default BCR settings for continuous burst WRITE, BCR[8] = 0; WAIT active LOW; WAIT asserted during delay. Do not cross row boundaries with fixed latency.
2. CE# must not remain LOW longer than tCEM.
3. WAIT asserts for anywhere from LC to 2LC cycles. LC = latency code (BCR[13:11]).
4. Taking CE# HIGH or ADV# LOW on the start-of-row cycle will abort the burst and not write the start-of-row data. Devices from different CellularRAM vendors can assert WAIT so that the start-of-row data is input just before (as shown), or just after WAIT asserts. This difference in behavior will not be noticed by controllers that monitor WAIT, or that use WAIT to abort on the start-of-row input cycle.
Figure 40: Burst WRITE Followed by Burst READ

Notes:  
1. Non-default BCR settings for burst WRITE followed by burst READ: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
2. When configured for synchronous mode (BCR[15] = 0), a refresh opportunity must be provided every \( t_{CEM} \). A refresh opportunity is satisfied by either of the following two conditions: a) clocked CE# HIGH, or b) CE# HIGH for greater than 15ns. Note that the CellularRAM Workgroup 1.0 specification requires CE# to be clocked HIGH to terminate the burst.
3. Clock rates below 50 MHz (\( t_{CLK} > 20\text{ns} \)) are allowed as long as \( t_{CSP} \) specifications are met.
Figure 41: Asynchronous WRITE Followed by Burst READ

Notes:
1. Non-default BCR settings for asynchronous WRITE followed by burst READ: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
2. When configured for synchronous mode (BCR[15] = 0), a refresh opportunity must be provided every \( t_{CEM} \). A refresh opportunity is satisfied by either of the following two conditions: a) clocked CE# HIGH, or b) CE# HIGH for greater than 15ns. Note that the CellularRAM Workgroup 1.0 specification requires CE# to be clocked HIGH to terminate the burst.
3. Clock rates below 50 MHz (\( t_{CLK} > 20ns \)) are allowed as long as \( t_{CSP} \) specifications are met.
Figure 42: Asynchronous WRITE Followed by Burst READ – ADV# LOW

Notes:
1. Non-default BCR settings for asynchronous WRITE followed by burst READ: Latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
2. When configured for synchronous mode (BCR[15] = 0), a refresh opportunity must be provided every \( tCEM \). A refresh opportunity is satisfied by either of these conditions: a) clocked CE# HIGH, or b) CE# HIGH for greater than 15ns. Note that the CellularRAM Workgroup 1.0 specification requires CE# to be clocked HIGH to terminate the burst.
3. Clock rates below 50 MHz (\( tCLK > 20\)ns) are allowed as long as \( tCSP \) specifications are met.
Notes:
1. When configured for synchronous mode (BCR[15] = 0), a refresh opportunity must be provided every \( t_{CEM} \). A refresh opportunity is satisfied by either of the following two conditions: a) clocked CE# HIGH, or b) CE# HIGH for greater than 15ns. Note that CellularRAM Workgroup specification 1.0 requires CE# to be clocked HIGH to terminate the burst.
Figure 44: Burst READ Followed by Asynchronous WRITE Using ADV#

Notes:

1. When configured for synchronous mode (BCR[15] = 0), a refresh opportunity must be provided every \( t_{CEM} \). A refresh opportunity is satisfied by either of the following two conditions: a) clocked CE# HIGH, or b) CE# HIGH for greater than 15ns. Note that CellularRAM Workgroup specification 1.0 requires CE# to be clocked HIGH to terminate the burst.
Figure 45: Asynchronous WRITE Followed by Asynchronous READ – ADV# LOW

Notes: 1. When configured for synchronous mode (BCR[15] = 0), CE# must remain HIGH for at least 5ns (tCPH) to schedule the appropriate internal refresh operation. Otherwise, tCPH is only required after CE#-controlled WRITEs.
Figure 46: Asynchronous WRITE Followed by Asynchronous READ

Notes: 1. When configured for synchronous mode (BCR[15] = 0), CE# must remain HIGH for at least 5ns (tCPH) to schedule the appropriate internal refresh operation. Otherwise, tCPH is only required after CE#-controlled WRITEs.
16Mb: 1 Meg x 16 Async/Page/Burst CellularRAM 1.0 Memory
Package Dimensions

Figure 47: 54-Ball VFBGA

Notes:
1. All dimensions in millimeters; MAX/MIN or typical, as noted.
2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
3. The MT45W1MW16BDGB uses “green” packaging.
Revision History

Rev. H, Production ................................................................. 04/08
- Updated the MAX I/O voltage from 3.3V to 3.6V.
- Updated Figure 15 on page 21 and Figure 16 on page 22 to include the 0ns MIN spec.
- Changed tPU in Table 16 on page 36 from a MIN to a MAX value.
- Updated Figure 42 on page 52 to include the correct drawing.

Rev. G, Production ................................................................. 11/07
- Table 15, “Burst WRITE Cycle Timing Requirements,” on page 36: Corrected tCEM parameter label from minimum to maximum.

Rev. F, Production ................................................................. 11/06
- Updated Rev. letter to F

Rev. F, Production ................................................................. 06/06
- Changed the title of Figure 10 to “Wired-OR Wait Configuration”
- Updated wording in the third paragraph of “WAIT Operation” on page 15 to the following: “During a Burst cycle, CE# must remain asserted until the first data is valid. Bringing CE# HIGH during this initial latency may cause data corruption.”
- Changed WAIT from “CW” to “CEW” in Figure 14
- Changed Min/Max columns from “-701” and “-708,” to “104 MHz” and “80 MHz” in Table 5
- Changed “Output enable to Low-Z output” MIN value from 5 to 3 in Table 12
- Changed Min/Max columns from “-70” to “70ns” in Table 12
- Removed “CLK to DQ High-Z Output” and “CLK to Low-Z Output” rows from Table 13
- Changed “Output enable to Low-Z output” MIN value from 5 to 3 in Table 13
- Changed Min/Max columns from “-701” and “-708,” to “104 MHz” and “80 MHz” in Table 13
- Changed Min/Max columns from “-70” to “70ns” in Table 14
- Changed Min/Max columns from “-701” and “-708,” to “104 MHz” and “80 MHz” in Table 15
- Changed Min/Max columns from “-70” to “70ns” in Table 16
- Removed tWHZ lines and arrows in Figure 42
- Removed tWHZ lines and arrows in Figure 45
- Removed tWHZ lines and arrows in Figure 46

Rev. E, Production ................................................................. 02/06
- Changed document status to Production.

Rev. D, Preliminary .............................................................. 01/06
- Changed VIH and VIL to VOH and VOL in Figure 27, 28, 29, 34, 35, 36, 37
- Updated Continuous burst READ and Standby specifications in “Features” section
- Updated document designator to Preliminary
- Deleted Tables 17–43.

Rev. C .............................................................. 12/05
- Deleted “4-Word Burst READ Operation (with LB#/UB#)” timing diagram
- Changed file name to new standard: p23z16_b_cr1-0 to 16mb_burst_cr1_0_p23z

Rev. B .............................................................. 10/05
- Fixed exceptions to template (primarily minor formatting on page 1)
16Mb: 1 Meg x 16 Async/Page/Burst CellularRAM 1.0 Memory
Revision History

- Page 1, Figure 1: changed E3 ball color to white
- Page 1: changed multiple “-” to “–” for negative numbers (per style)
- Eliminated holdover references to dual parts (pgs. 10 and 30)
- Updated to state that “CLK must be held static LOW or HIGH” during async READ and WRITE (pgs. 7, 10, 11, 14)
- Updated note 4 in Table 8 to eliminate reference to dual part (was “BCR[5:4] = 00b”)

Rev. A ................................................................. 08/05
- Initial release with “Advance” designation.